Skip to main content

GPIO Extension Interface

K1 reserves a 40-pin GPIO extension interface, using a 2.54 double-row straight insertion socket, which is convenient for enthusiasts to connect peripherals according to their own needs and expand different functions. Our system will set these IOs to some specific functions by default, but users can reconfigure them through software to make these general-purpose IOs have some special functions, because these IOs are all multi-functional multiplexed pins. Figure 1 k1_gpio

1. Pin Definition

front

2. Multifunctional Pin Definition List

All GPIOs can be set as general-purpose inputs or outputs, and can also be configured into more functions through the kernel. The following table shows the extended functions of each GPIO.

https://developer.spacemit.com/documentation?token=An1vwTwKaigaXRkYfwmcznTXned

Pin NumberFunction 0Function 1Function 2Function 3Function 4Function 5Function 6Function 7
3GPIO[52]R_SPI_RXDR_UART1_RXDR_PWM7I2C4_SDA
5GPIO[51]R_SPI_TXDR_UART1_TXDR_PWM6I2C4_SCL
7PRI_TDIGPIO[70]AP_I2C2_SCLDCLK <SPI_LCD>UART5_TXD
8GPIO[47]R_UART0_TXDR_CAN_TX0R_PWM8AP_I2C3_SCLONE_WIRE
10GPIO[48]R_UART0_RXDR_CAN_RX0R_IR_RXAP_I2C3_SDAKP_MKOUT[2]
11PRI_TMSGPIO[71]AP_I2C2_SDADCX/DOUT1 <SPI_LCD>UART5_RXD
12GPIO[74]PWM9CS<SPI_LCD>PCIe2_WAKEN
13PRI_TCKGPIO[72]UART9_TXDDIN<SPI_LCD>UART5_CTS_N
15PRI_TDOGPIO[73]UART9_RXDDOUT0 <SPI_LCD>UART5_RTS_N
16GPIO[91]MN_CLK2VCXO_OUTDSI_TER_I2C0_SCL
18GPIO[92]MN_CLKPWM7R_I2C0_SDA
19GPIO[77]SPI2_TXDSPI3_TXDAP_I2C3_SCLUART8_CTS_NR_PWM0KP_MKOUT[2]
20GPIO[49]R_SPI_SCLKR_UART1_CTS_NR_PWM4R_I2C0_SCLKP_MKIN[3]
21GPIO[78]SPI2_RXDSPI3_RXDAP_I2C3_SDAUART8_RTS_NR_PWM1KP_MKIN[3]
23GPIO[75]SPI2_SCLKSPI3_SCLKCAN_TX0UART8_TXDAP_I2C4_SCL
24GPIO[76]SPI2_FRMSPI3_FRMCAN_RX0UART8_RXDAP_I2C4_SDA
26GPIO[50]R_SPI_FRMR_UART1_RTS_NR_PWM5R_I2C0_SDAKP_MKOUT[3]
27GPIO[39]GMAC1_TX_D3I2C3_SDAR_I2S3_LRCKPWM9
28GPIO[38]GMAC1_TX_D2I2C3_SCLR_I2S3_SCLKPWM8
29GPIO[29]GMAC1_RXDVUART1_TXDPWM1PCIe0_PERSTN
31GPIO[30]GMAC1_RX_D0UART1_RXD
PWM2PCIe0_WAKEN
32GPIO[34]GMAC1_RX_D3UART4_RXDPWM4PCIe1_CLKREQN
33GPIO[31]GMAC1_RX_D1UART1_CTS_N32K_OUTPCIe0_CLKREQN
35GPIO[32]GMAC1_RX_CLKUART1_RTS_NMN_CLKPCIe1_PERSTN
36GPIO[35]GMAC1_TX_D0UART4_CTS_NPWM5PCIe2_PERSTN
37GPIO[33]GMAC1_RX_D2UART4_TXDPWM3PCIe1_WAKEN
38GPIO[46]GMAC1_CLK_REFPWM16
40GPIO[37]GMAC1_TXPWM7PCIe2_CLKREQN

Remarks:

Voltage

All 3.3V, 5V, and ground on the board are not configurable, and all remaining pins are 3.3V, that is, the input and output of the GPIO are 3.3V. Of course, these pins are not 3.3V from the chip end, but all IOs are converted to 3.3V through level conversion.

Input and Output

The high level of the GPIO is set to 3.3V, and the low level is 0V.